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Abstract—We present a clock-driven Spiking Neural Network
simulator which is up to 3x faster than the state of the art
while, at the same time, being more general and requiring less
programming effort on both the user’s and maintainer’s side.
This is made possible by designing our pipeline around “work
queues” which act as interfaces between stages and greatly reduce
implementation complexity. We evaluate our work using three
well-established SNN models on a series of benchmarks.
Index Terms—spiking neural networks, SNN, simulation, DSL,
work queues
I. INTRODUCTION
Spiking neural networks (SNNs) are an important class of
artificial neural networks (ANNs) [1]. Compared to other
types of ANNs, SNNs more closely mimic the function of
biological neural networks, including human brains. One key
difference between SNNs and other types of ANNs is the
network topology. ANNs are typically modeled as multipartite
graphs whereas SNNs are modeled as directed graphs. Another
key difference is in the encoding of network activity. ANNs
produce continuous outputs whereas SNNs emit so called
“spikes” at distinct points in time. The output of a SNN is
its firing pattern over time.
SNNs are fundamentally more powerful than first (per-
ceptron, unidirectional, hand-crafted features, discrete output)
and second generation ANNs (deep, bidirectional, continuous,
trained automatically) [2]. They (re-)gained a lot of traction
and popularity in recent years, promising to aid in under-
standing the function of human brains, to be better suited at
processing spatio-temporal data (real-world sensory data), and
to potentially outperform Deep Learning and “classical” (feed-
forward) neural networks, which may reach a saturation point.
Nevertheless, their training and simulation remain unsolved
problems. Training is made difficult because of the discon-
tinuous nature of spikes, which prevents us from applying
Backpropagation natively (adaptions of Backpropagation ex-
ist which approximate spikes with (sharp) continuous func-
tions [3]). On the simulation side, the communication between
neurons is the main bottleneck due to neurons being connected
randomly (even when those connections are localized). This
makes SNN simulation equivalent to the signal propagation
problem in directed graphs. In contrast, the regular nature of
conventional ANNs allows us to reduce neuron communication
to highly efficient matrix multiplications.
We are reminded that GPU acceleration was a major con-
tributor to the Deep Learning revolution, as it enabled training
of large-scale ANNs “at home”. A similar revolution has yet
to happen in the SNNs domain. Towards this end, we present
a clock-driven simulator for spiking neural networks, which
improves upon the state of the art in terms of performance,
generality, and ease of use. It scales to larger networks than our
competition and its unique API allows the creation of custom
models with minimal programming effort. The simulator is
publicly available at https://github.com/denniskb/ijcnn2020.
II. RELATED WORK
Research related to the design and simulation of SNNs has a
long history [4], using both hardware [5], [6], and software [7],
[8]. Each approach has its own advantages and disadvantages,
and distinct approach subclasses can be identified.
Older approaches have capitalized on advances in pro-
cessing power [7] and hardware design [5]. A more re-
cent trend follows the ubiquitous success of Deep Learning,
which largely capitalizes on the advances in commodity GPU
processing power [9]–[13]. In all software solutions to the
problem, an important distinction can be made [14]: event-
driven vs clock-driven. Event-driven methods adopt a mostly
asynchronous approach, recording events and processing their
implications in an on-demand manner. On the other hand,
time- or clock-driven methods advance the whole network
state in lockstep. Furber et al. [15] pursue a hybrid approach:
their fundamental design revolves around an event queue but
they also organize spikes into 100µs long bins. All spikes
from a bin are regarded as taking place simultaneously and
thus processed in parallel.
A. Hardware
Designing hardware specifically for the task of SNN simu-
lation has a long history [5], [6], [16] and is still an actively
researched area [15], [17], [18]. Custom-designed hardware
in earlier attempts [5], [6], [16] has been recently replaced by
designing FPGA solutions [17], and partial components, which
can be integrated into larger chips [18]. Finally, combinations
of software and hardware components [19], as well as very
large scale, neuromorphic systems [15] have been presented.
B. Simulators
In parallel to dedicated hardware, a significant amount
of effort has been devoted to developing general-purpose
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Fig. 1. A single loop iteration of our simulator’s pipeline, transitioning the SNN from timestep t to t+1. Optional, feature-dependent paths are color-coded.
(not depicted) The ”Init” stage initializes neurons and synapses to N0 and Syn0.
software simulators of SNNs. Such general-purpose simulators
include the NEST simulator [20] and the Brian simulator [21]
among others [22]. Research on SNNs has recently focused
on using software simulation [23]–[26].
C. GPU
Several recent software simulation approaches resort
to GPU acceleration. Namely, the projects GeNN [9],
Brian2GeNN [27], CARLsim [28], SPIKE [10], Fujita et
al. [29], Kasap et al. [30] are all recent (i.e. within the last four
years) approaches that employ GPU acceleration. Out of these,
GeNN [9] and SPIKE [10] are two actively developed projects
and, to the best of our knowledge, are two of the fastest GPU-
accelerated SNN simulators, with different trade-offs. SPIKE
is heavily optimized for simulation speed, and in doing so,
sacrifices some generality and memory efficiency. On the other
hand GeNN exposes a versatile programming interface to the
user allowing them to implement custom models, at the cost
of some speed. We therefore compare the performance of the
proposed simulator against these two, as representatives of the
state of the art that cover a wide spectrum of trade-offs.
A very recent trend in simulating SNNs is based on the
use of the widely popular Deep Learning frameworks. More
specifically, BindsNET [31] and SpykeTorch [32] are both
based on the PyTorch [33] framework to simulate SNNs.
In practice, such approaches do not support general SNN
simluation, limiting their applicability.
Overall, the presented SNN simulator leverages the power
of consumer GPUs. We adopt a clock-driven approach, and use
work-queues for a computationally efficient implementation.
III. METHODOLOGY
A. Architecture
1) Pipeline: We draw inspiration from [34] and organize
our simulator into stages which communicate through “work
queues”: Stagei produces a queue and Stagei+1 consumes it.
The queues act as interfaces, decoupling stages, and allow to
implement k features with O(kn) effort, n being the number of
stages, as opposed to O(kn) if the stages were tightly coupled.
Our core simulation logic is only 70 lines of code long.
On a high level, our simulator consists of three
stages: Init initializes neurons N and synapses Syn to
N0 and Syn0. Then the simulation enters a cycle of
Update Neurons→Receive Spikes steps, advancing the SNN
from timestep t to t + 1. Update Neurons advances neuron
dynamics from Nt to N ′t+1 and, in doing so, potentially
generates a queue of spikes St. Receive Spikes consumes
N ′t+1 and St, delivers the spikes to their recipients, and
produces Nt+1 (Fig. 1, black paths only).
This effectively implements non-instantaneous connections,
which are necessary to simulate SNNs that contain cycles.
Non-instantaneous connections imply a synaptic delay of at
least 1 timestep. An important feature are arbitrary delays,
which allow the simulation of spikes with travel times.
Delays are implemented by routing the spikes generated
by Update Neurons through a first in – first out (FIFO)
queue with delay d many entries, delaying their arrival at
Receive Spikes and thus their delivery to their recipients.
Update Neurons and Receive Spikes themselves need not
change, they simply write to/read from different queues
(Fig. 1, black & blue paths).
Another important feature is spike-timing dependent plas-
ticity (STDP) [35], which can be used to implement Hebbian
learning [36], [37]–it is the ability of a synapse to modify
its state (typically its weight) depending on local network
activity (pre- and postsynaptic spikes). Plasticity is imple-
mented by adding an Update Synapses step to the pipeline.
Update Synapses advances synapse dynamics from Synt to
Synt+1, querying St−d and St to determine pre- and post-
synaptic spikes respectively (in practice we store bitmasks in
addition to queues to speed up those queries). Since we need
access to both St−d and St simultaneously, the size of the
FIFO queue is increased to d+1. Receive Spikes now takes
into account Synt+1 when delivering spikes to their recipients
(Fig. 1, black & pink paths).
In our case we actually implement a lazy variation of
plasticity. Rather than eagerly advancing synapse dynamics
at every simulation step, we intentionally keep synapses in a
stale state and only update them on a need-to-basis, namely if
either of two conditions occur:
• A synapse is about to transmit a spike.
• A synapse is about to “expire”, i.e. its age is about to
exceed the size of our FIFO queue, after which we would
be unable to update the synapse because we would loose
access to pre/post-synaptic spike information.
In either case, the synapse is repeatedly updated in a loop
until its state is current again. While the amortized number of
updates remains identical to the eager version, we still observe
a 4x performance gain in practice because the updates are now
performed inside registers, avoiding global memory traffic. By
abstaining from requiring a closed-form solution for synapse
dynamics, which would allow us to update them in a single
step (as done, for example, by SPIKE [10]), we stay general
and continue to support models that do not have closed-
form solutions for their synapse dynamics. Since all out-going
synapses of a neuron transmit together, their ages always stay
in sync, meaning it is sufficient to store a single age per neuron
and synapses can be updated in batches. Lazy plasticity is im-
plemented by letting Update Neurons produce one additional
queue of “expiring neurons” and Update Synapses updating
only those synapses belonging to currently spiking or expiring
neurons. We also increase the size of our FIFO queue from
d + 1 to 50 entries (determined empirically) to reduce the
frequency of these updates.
2) Data Structures: Subsequently we describe the various
data structures employed by our simulator. For brevity, state-
ments regarding neurons also hold for synapses.
We use simple arrays to store most of the SNN state.
Users communicate their neurons’ fields to us via variadic
templates (see section III-B1), which we, using template meta
programming, convert into a structure of arrays (SoA)–one
array for each field. Except during SNN instantiation and
adjacency list construction we have no notion of neuron
populations. Instead, users have to create fat neuron layouts
and fat callbacks1. The advantage is that we can store all
neurons in a single SoA, simplifying their traversal, cutting
down on kernel invocations, and simplifying indexing into said
arrays from the adjacency list.
Queues are simply arrays bundled with an atomic index
residing in global memory (for insertions), which is plenty fast
for low contention scenarios. They are sized conservatively to
avoid re-allocations. Table II shows a detailed breakdown of
our simulator’s memory consumption.
One of the more interesting data structures is our adjacency
list. We use a padded 2D array with |N | rows similar to [9].
Each row stores indices to all its neuron’s neighbors. Rows
shorter than the maximum degree degmax are padded with
sentinels. This introduces a memory overhead of a few percent,
but in exchange makes index calculations trivial, cuts down on
global memory accesses (for the offset table), and allows us
to tune row alignment. In practice, we measure a performance
1A structure whose fields are the union of fields of many structures is called
fat. A function that incorporates many different code paths, often via a series
of if else-switches, is called fat.
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Fig. 2. Efficient generation of sorted, uniformly distributed random integers
on the GPU.
gain of a few percent with each row aligned to 128 bytes
compared to a compact adjacency list, which requires an
additional offset table. In the case of models with synapse
state we allocate |N | ∗ degmax synapses with an implicit 1:1
mapping between the adjacency list and the synapse SoA.
As for traversal, we launch one CUDA block [38] per spike,
which reads the corresponding row from the adjacency list and
delivers the spike to its recipients. We also experimented with
launching one warp per spike and with launching one thread
per recipient neuron (, which [9] refer to as “postsynaptic par-
allelism”), both of which performed worse in our benchmarks.
Delivering a spike results in poor memory access patterns
since all neurons’ neighbors are scattered across the whole
neuron SoA due to random connectivity. We try to alleviate
this somewhat by sorting each row, improving cache locality.
Adjacency list construction is a two step-process. On the
CPU, we consume the user-provided SNN description (num-
ber and sizes of neuron populations and their connectivity,
see listing 1, lines 31 – 32) and generate a queue of jobs
{(n, a, b, o), ...}. Each job can be read as: “Write n sorted,
uniformly distributed random integers from the interval [a, b)
into the adjacency list starting at offset o”. The jobs are
uploaded to and processed by the GPU. In order to efficiently
generate sequences of sorted random numbers, we take ad-
vantage of the fact that the sum of exponentially distributed
random numbers is uniformly distributed. Fig. 2 depicts how
a job is expanded for n = 6 and [a, b) = [0, 100): First,
we generate six uniformly distributed random numbers from
the interval (0, 1] (2a). We also pad our buffer with two
1struct ping_pong : model
2{
3struct neuron : neuron_desc<bool>
4{
5template <class Iter>
6void init(Iter it)
7{
8if (it.id() < 100)
9it.get<0>() = true;
10else
11it.get<0>() = false;
12}
13
14template <class Iter>
15bool update(Iter it, float dt)
16{
17bool spike = it.get<0>();
18it.get<0>() = false;
19return spike;
20}
21
22template <class Iter>
23void receive(Iter from, Iter to)
24{
25to.get<0>() = true;
26}
27};
28};
29
30snn<ping_pong> net(
31{100, 100},
32{{0, 1, 0.01}, {1, 0, 0.01}},
331,
341
35);
36
37while (true)
38net.step();
Listing 1. A simple SNN implemented using our framework.
sentinels whose purpose will become apparent shortly. Next,
we obtain exponentially distributed numbers by computing the
negative (natural) logarithm of these numbers (2b). Afterwards
we compute their running sum (2c). At this point we already
have obtained a list of sorted, uniformly distributed random
numbers. The subsequent steps merely serve to transform this
list into the desired range [a, b). We normalize our list (2d),
scale it by b − n = 94 (2e), and add consecutive integers
{0, ..., n−1} to it (2f – 2g) in order to ensure that each number
is unique (i.e. that the SNN contains only single edges). By
using sentinels, the first and last elements of our final list can
be equal to a and b − 1, but need not to. Without them, the
final list would always be of the form {a, ..., b − 1}, which
would introduce a non-uniform bias.
In practice, steps (a) – (c) and (d) – (g) can be executed in
a single pass, respectively. The first pass is performed inside
shared memory while the second pass only writes the final
list to global memory. Random numbers are generated directly
inside the kernel using the Xorshift RNG [39]. Since the jobs
have varying lengths we assign one warp per job. Warps can
be scheduled independently from one another and thus do not
hold each other hostage like a long-running thread would a
block for example. Furthermore, threads of the same warp
can communicate cheaply among themselves via warp-level
primitives, making prefix sum calculations very fast. Finally,
the CPU part’s cost is completely hidden in practice because
it is performed in the background of GPU computations. Our
adjacency list construction algorithm achieves 90% of the
GPU’s maximum memory bandwidth.
B. API
Our superior performance (see section IV) does not come
at the cost of either generality or usability. On the contrary,
we support a wide variety of SNNs by allowing users to
implement their own, custom models with minimal program-
ming effort. We present and discuss our API, followed by a
comparison with SPIKE and GeNN.
1) API: We draw inspiration from modern graphics pipe-
lines such as DirectX and OpenGL: The GPU facilitates
efficient rasterization, texel interpolation, texture filtering, etc,
while allowing the user to customize the appearance of the
final image through programmable shaders. Similarly, our
simulator facilitates efficient spike propagation across the
network, handling of delays, plasticity, etc, while allowing the
user to customize the behavior of their model by invoking
user-defined callbacks.
Let us walk through the implementation of a simple SNN
with two randomly inter-connected neuron populations A and
B of 100 neurons each that take turns exciting one another
(listing 1). We begin by declaring a struct with our model
name and inheriting from the “model” interface (line 1). Next
we add a child struct “neuron” to our model and communicate
our neuron’s layout by inheriting from “neuron desc”. In our
case neurons have a single field of type bool. Next we have
to implement a series of callbacks to define our model’s
behavior. We start by implementing “init()”, which will be
called once before the simulation and initialize the first neuron
population to true, the second one to false. We get access to our
neuron through an iterator (lines 5 – 12). Next we implement
“update()”, which will be called on every simulation step. If we
previously received a spike, we emit one and reset ourselves
so we do not spike again until we receive another one (lines
14 – 20). Lastly, we implement “receive()”, which will be
called whenever we receive a spike from another neuron. If
that happens, we simply set our flag to true, which will cause
us to spike during the next update step (lines 22 – 26). Now
that our model is defined, we can instantiate a SNN with it
(line 30), passing neuron populations count and sizes (line 31),
neuron populations connectivity (line 32), timestep (line 33),
and delay (line 34) — and run our simulation (lines 37 – 38).
The advantages of our approach are:
• Generality: Any model that can be expressed using (a)
the network state information provided by the frame-
work2 and (b) the Update Neurons→Receive Spikes-
2Currently the framework provides the user with information about neuron
and synapse states and types, local connectivity, neuron/synapse populations
count and sizes, etc., allowing the implementation of a variety of models. In
theory, the network’s total state could be exposed to the user, but this would
defeat the purpose of a framework in the first place, whose role is to strike a
balance between enabling users while relieving them at the same time.
simulation loop, can be implemented. The implemen-
tation can use any CUDA C features or third party
libraries. With this flexibility also comes responsibility:
For example, the user has to (remember to) use atomic
operations for updating neurons. Such intricacies can
mostly be avoided by using existing building blocks, but
become necessary when implementing esoteric models ex
nihilo.
• Composability and Reusability: Class inheritance with
method specialization leads itself to composability. Mod-
els need not be authored ex nihilo every time, but
common components (such as leaky integrate and fire
(LIF) neurons) can be extracted into their own classes
and reused. Composability in turn increases reusability of
such building blocks: If an existing building block does
not meet the user’s requirements it can be extended and
some of its functionality specialized, most of it reused. A
great example of this approach can be seen in Fig. 3d: We
implement the Brunel model (, which consists of Poisson
and LIF neurons) by inheriting from the provided LIF
neuron type and specializing its update method. Inside we
spike randomly if we are a Poisson neuron, and simply
delegate the call to the parent method otherwise.
• Transparency: The code written ends up being compiled
by the native toolchain, making it easy to build a mental
model. The compiler is able to provide detailed warnings
and error messages. The code can be statically analyzed,
debugged, and profiled (e.g. using NVIDIA Nsight).
2) Comparison with SPIKE and GeNN: SPIKE and GeNN
employ different means to enable the composition and sim-
ulation of SNNs. SPIKE is a runtime library. It ships with
a vast collection of popular, highly parameterizable neuron
and synapse models that can be used as building blocks.
Fixing the building blocks in place lends itself to relentless
optimization. However, this comes at the expense of gener-
ality: Models that cannot be expressed as a combination of
said building blocks, cannot be simulated using SPIKE, unless
the authors release new building blocks on-demand. Implicit
initialization is performed on the CPU, serially, and with
quadratic complexity in the number of synapses. This made
it impractical for our experimentation on large networks. To
circumvent this and make experiments tractable, we employed
user-level multi-threaded (CPU) explicit initialization, with
linear complexity. Explicit initialization on the GPU would
have been significantly faster, but SPIKE does not provide
this option and its API cannot readily accommodate user-level
provision. Simulation is performed entirely on the GPU, with
the option to “download” timestamped neuron spikes.
GeNN is highly modular and ships with a collection of basic
models and building blocks. Implementing a simulation in-
volves a few stages and languages. It amounts to providing the
synapse, neuron and plasticity models (using GeNN’s domain-
specific language (DSL)), running a proprietary compilation
step, which brings everything together in a new translation
unit of CUDA C++, and linking against said unit from user
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#include "Spike/Spike.hpp"
#include "UtilityFunctions.hpp"
#include <vector>
int main( int argc, char * argv[] )
{
 SpikingModel * BenchModel = new SpikingModel();
 float timestep = 0.0001f;                   // 50us for now
 float delayval = 1.5f * powf( 10.0, -3.0 ); // 1.5ms
 LIFSpikingNeurons * lif_spiking_neurons = new LIFSpikingNeurons();
 PoissonInputSpikingNeurons * poisson_input_spiking_neurons = new PoissonInputSpikingNeurons();
 VoltageSpikingSynapses * voltage_spiking_synapses = new VoltageSpikingSynapses( 42 );
 BenchModel->spiking_neurons = lif_spiking_neurons;
 BenchModel->input_spiking_neurons = poisson_input_spiking_neurons;
 BenchModel->spiking_synapses = voltage_spiking_synapses;
 SpikingActivityMonitor * spike_monitor = new SpikingActivityMonitor( lif_spiking_neurons );
 lif_spiking_neuron_parameters_struct * EXC_NEURON_PARAMS =
     new lif_spiking_neuron_parameters_struct();
 lif_spiking_neuron_parameters_struct * INH_NEURON_PARAMS =
     new lif_spiking_neuron_parameters_struct();
 EXC_NEURON_PARAMS->somatic_capacitance_Cm = 200.0f * pow( 10.0, -12 ); // pF
 INH_NEURON_PARAMS->somatic_capacitance_Cm = 200.0f * pow( 10.0, -12 ); // pF
 EXC_NEURON_PARAMS->somatic_leakage_conductance_g0 = 10.0f * pow( 10.0, -9 ); // nS
 INH_NEURON_PARAMS->somatic_leakage_conductance_g0 = 10.0f * pow( 10.0, -9 ); // nS
 EXC_NEURON_PARAMS->resting_potential_v0 = 0.0f * pow( 10.0, -3 ); // -74mV
 INH_NEURON_PARAMS->resting_potential_v0 = 0.0f * pow( 10.0, -3 ); // -82mV
 EXC_NEURON_PARAMS->after_spike_reset_potential_vreset = 0.0f * pow( 10.0, -3 );
 INH_NEURON_PARAMS->after_spike_reset_potential_vreset = 0.0f * pow( 10.0, -3 );
 EXC_NEURON_PARAMS->absolute_refractory_period = 0.0f * pow( 10, -3 ); // ms
 INH_NEURON_PARAMS->absolute_refractory_period = 0.0f * pow( 10, -3 ); // ms
 EXC_NEURON_PARAMS->threshold_for_action_potential_spike = 20.0f * pow( 10.0, -3 );
 INH_NEURON_PARAMS->threshold_for_action_potential_spike = 20.0f * pow( 10.0, -3 );
 EXC_NEURON_PARAMS->background_current = 0.0f * pow( 10.0, -2 ); //
 INH_NEURON_PARAMS->background_current = 0.0f * pow( 10.0, -2 ); //
 poisson_input_spiking_neuron_parameters_struct * input_neuron_params =
     new poisson_input_spiking_neuron_parameters_struct();
 input_neuron_params->group_shape[0] = 1;     // x-dimension of the input neuron layer
 input_neuron_params->group_shape[1] = 10000; // y-dimension of the input neuron layer
 input_neuron_params->rate = 20.0f;           // Hz
 int input_layer_ID = BenchModel->AddInputNeuronGroup( input_neuron_params );
 vector<int> EXCITATORY_NEURONS;
 vector<int> INHIBITORY_NEURONS;
 EXC_NEURON_PARAMS->group_shape[0] = 1;
 EXC_NEURON_PARAMS->group_shape[1] = 8000;
 INH_NEURON_PARAMS->group_shape[0] = 1;
 INH_NEURON_PARAMS->group_shape[1] = 2000;
 EXCITATORY_NEURONS.push_back( BenchModel->AddNeuronGroup( EXC_NEURON_PARAMS ) );
 INHIBITORY_NEURONS.push_back( BenchModel->AddNeuronGroup( INH_NEURON_PARAMS ) );
 voltage_spiking_synapse_parameters_struct * EXC_OUT_SYN_PARAMS =
     new voltage_spiking_synapse_parameters_struct();
 voltage_spiking_synapse_parameters_struct * INH_OUT_SYN_PARAMS =
     new voltage_spiking_synapse_parameters_struct();
 voltage_spiking_synapse_parameters_struct * INPUT_SYN_PARAMS =
     new voltage_spiking_synapse_parameters_struct();
 EXC_OUT_SYN_PARAMS->delay_range[0] = delayval;
 EXC_OUT_SYN_PARAMS->delay_range[1] = delayval;
 INH_OUT_SYN_PARAMS->delay_range[0] = delayval;
 INH_OUT_SYN_PARAMS->delay_range[1] = delayval;
 INPUT_SYN_PARAMS->delay_range[0] = delayval;
 INPUT_SYN_PARAMS->delay_range[1] = delayval;
 float weight_val = 0.1f * powf( 10.0, -3.0 );
 float gamma = 5.0f;D:\google_drive\projects\spice\build\spike_brunel_impl.h 2
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
 EXC_OUT_SYN_PARAMS->weight_range[0] = weight_val;
 EXC_OUT_SYN_PARAMS->weight_range[1] = weight_val;
 INH_OUT_SYN_PARAMS->weight_range[0] = -gamma * weight_val;
 INH_OUT_SYN_PARAMS->weight_range[1] = -gamma * weight_val;
 INPUT_SYN_PARAMS->weight_range[0] = weight_val;
 INPUT_SYN_PARAMS->weight_range[1] = weight_val;
 float weight_multiplier = 1.0; // powf(10.0, -3.0);
 EXC_OUT_SYN_PARAMS->weight_scaling_constant = weight_multiplier;
 INH_OUT_SYN_PARAMS->weight_scaling_constant = weight_multiplier;
 INPUT_SYN_PARAMS->weight_scaling_constant = weight_multiplier;
 connect_with_sparsity(
     input_layer_ID,
     EXCITATORY_NEURONS[0],
     input_neuron_params,
     EXC_NEURON_PARAMS,
     INPUT_SYN_PARAMS,
     sparseness,
     BenchModel );
 connect_with_sparsity(
     input_layer_ID,
     INHIBITORY_NEURONS[0],
     input_neuron_params,
     INH_NEURON_PARAMS,
     INPUT_SYN_PARAMS,
     sparseness,
     BenchModel );
 connect_with_sparsity(
     EXCITATORY_NEURONS[0],
     INHIBITORY_NEURONS[0],
     EXC_NEURON_PARAMS,
     INH_NEURON_PARAMS,
     EXC_OUT_SYN_PARAMS,
     sparseness,
     BenchModel );
 if( plastic )
  EXC_OUT_SYN_PARAMS->plasticity_vec.push_back( weightdependent_stdp );
 connect_with_sparsity(
     EXCITATORY_NEURONS[0],
     EXCITATORY_NEURONS[0],
     EXC_NEURON_PARAMS,
     EXC_NEURON_PARAMS,
     EXC_OUT_SYN_PARAMS,
     sparseness,
     BenchModel );
 connect_with_sparsity(
     INHIBITORY_NEURONS[0],
     EXCITATORY_NEURONS[0],
     INH_NEURON_PARAMS,
     EXC_NEURON_PARAMS,
     INH_OUT_SYN_PARAMS,
     sparseness,
     BenchModel );
 connect_with_sparsity(
     INHIBITORY_NEURONS[0],
     INHIBITORY_NEURONS[0],
     INH_NEURON_PARAMS,
     INH_NEURON_PARAMS,
     INH_OUT_SYN_PARAMS,
     sparseness,
     BenchModel );
}
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#include "lif.h"
#include "modelSpec.h"
#include "parameters.h"
#include "stdp_multiplicative.h"
#include <cmath>
#include <vector>
class LIF : public NeuronModels::Base
{
public:
 DECLARE_MODEL( LIF, 7, 2 );
 SET_SIM_CODE(
     "if ($(RefracTime) <= 0.0)\n"
     "{\n"
     "  $(V) += (DT / $(TauM))*(($(Vrest) - $(V)) + $(Ioffset)) + $(Isyn);\n"
     "}\n"
     "else\n"
     "{\n"
     "  $(RefracTime) -= DT;\n"
     "}\n" );
 SET_THRESHOLD_CONDITION_CODE( "$(RefracTime) <= 0.0 && $(V) >= $(Vthresh)" );
 SET_RESET_CODE(
     "$(V) = $(Vreset);\n"
     "$(RefracTime) = $(TauRefrac);\n" );
 SET_PARAM_NAMES( {"C",       // Membrane capacitance
                   "TauM",    // Membrane time constant [ms]
                   "Vrest",   // Resting membrane potential [mV]
                   "Vreset",  // Reset voltage [mV]
                   "Vthresh", // Spiking threshold [mV]
                   "Ioffset", // Offset current
                   "TauRefrac"} );
 SET_DERIVED_PARAMS(
     {{"ExpTC",
       []( const vector<double> & pars, double dt ) { return std::exp( -dt / pars[1] ); }},
      {"Rmembrane", []( const vector<double> & pars, double ) { return pars[1] / pars[0]; }}} );
 SET_VARS( {{"V", "scalar"}, {"RefracTime", "scalar"}} );
};
IMPLEMENT_MODEL( LIF );
void modelDefinition( NNmodel & model )
{
 initGeNN();
 model.setDT( 0.1 );
 model.setName( "brunel_benchmark" );
 GENN_PREFERENCES::autoInitSparseVars = true;
 GENN_PREFERENCES::defaultVarMode = VarMode::LOC_HOST_DEVICE_INIT_HOST;
 InitVarSnippet::Uniform::ParamValues vDist(
     Parameters::resetVoltage,       // 0 - min
     Parameters::thresholdVoltage ); // 1 - max
 // LIF model parameters
 BoBRobotics::GeNNModels::LIF::ParamValues lifParams(
     200.0e-9,                     // 0 - C
     20.0,                         // 1 - TauM
     Parameters::restVoltage,      // 2 - Vrest
     Parameters::resetVoltage,     // 3 - Vreset
     Parameters::thresholdVoltage, // 4 - Vthresh
     0.0,                          // 5 - Ioffset
     0.0 );                        // 6 - TauRefrac
 // LIF initial conditions
 BoBRobotics::GeNNModels::LIF::VarValues lifInit(
     Parameters::restVoltage, // initVar<InitVarSnippet::Uniform>(vDist),     // 0 - V
     0.0 );                   // 1 - RefracTime
 NeuronModels::PoissonNew::VarValues poisInit( 0.0f );
 NeuronModels::PoissonNew::ParamValues poisParams( 20.0f );
 auto * poisson = model.addNeuronPopulation<NeuronModels::PoissonNew>(
     "P", Parameters::numPoisson, poisParams, poisInit );D:\google_drive\projects\spice\build\genn_brunel_impl.h 2
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 // Create IF_curr neuron
 auto * e = model.addNeuronPopulation<BoBRobotics::GeNNModels::LIF>(
     "E", Parameters::numExcitatory, lifParams, lifInit );
 auto * i = model.addNeuronPopulation<BoBRobotics::GeNNModels::LIF>(
     "I", Parameters::numInhibitory, lifParams, lifInit );
 STDPWeightDependent::VarValues stdp_ini(
     Parameters::excitatoryWeight, // 0 - g: the synaptic conductance value
     0.0,                          // pretrace
     0.0,                          // t_preupdate
     0.0,                          // posttrace
     0.0                           // t_postupdate
 );
 STDPWeightDependent::ParamValues stdp_params(
     20.0,                                // 0 - Potentiation time constant (ms)
     20.0,                                // 1 - Depression time constant (ms)
     1.0,                                 // 2 - Rate of potentiation
     1.0,                                 // 3 - Rate of depression
     0.0,                                 // 4 - Minimum weight
     3.0f * Parameters::excitatoryWeight, // 5 - Maximum weight
     0.01,                                // 6 - Learning Rate
     2.02                                 // 7 - Relative Weighting (LTD to LTP)
 );
 WeightUpdateModels::StaticPulse::VarValues excs_ini(
     Parameters::excitatoryWeight // 0 - g: the synaptic conductance value
 );
 WeightUpdateModels::StaticPulse::VarValues inhibs_ini(
     Parameters::inhibitoryWeight // 0 - g: the synaptic conductance value
 );
 int DELAY = Parameters::synapticDelay; // In timesteps
 auto * pe =
     model.addSynapsePopulation<WeightUpdateModels::StaticPulse, PostsynapticModels::DeltaCurr>(
         "PE", SynapseMatrixType::RAGGED_INDIVIDUALG, DELAY, "P", "E", {}, excs_ini, {}, {} );
 pe->setMaxConnections( Parameters::probabilityConnection * Parameters::numExcitatory );
 auto * pi =
     model.addSynapsePopulation<WeightUpdateModels::StaticPulse, PostsynapticModels::DeltaCurr>(
         "PI", SynapseMatrixType::RAGGED_INDIVIDUALG, DELAY, "P", "I", {}, excs_ini, {}, {} );
 pi->setMaxConnections( Parameters::probabilityConnection * Parameters::numInhibitory );
 auto * ee = model.addSynapsePopulation<STDPWeightDependent, PostsynapticModels::DeltaCurr>(
     "EE",
     SynapseMatrixType::RAGGED_INDIVIDUALG,
     DELAY,
     "E",
     "E",
     stdp_params,
     stdp_ini,
     {},
     {} );
 ee->setMaxConnections( Parameters::EEMaxRow );
 auto * ei =
     model.addSynapsePopulation<WeightUpdateModels::StaticPulse, PostsynapticModels::DeltaCurr>(
         "EI", SynapseMatrixType::RAGGED_INDIVIDUALG, DELAY, "E", "I", {}, excs_ini, {}, {} );
 ei->setMaxConnections( Parameters::EIMaxRow );
 auto * ii =
     model.addSynapsePopulation<WeightUpdateModels::StaticPulse, PostsynapticModels::DeltaCurr>(
         "II", SynapseMatrixType::RAGGED_INDIVIDUALG, DELAY, "I", "I", {}, inhibs_ini, {}, {} );
 ii->setMaxConnections( Parameters::IIMaxRow );
 auto * ie =
     model.addSynapsePopulation<WeightUpdateModels::StaticPulse, PostsynapticModels::DeltaCurr>(
         "IE", SynapseMatrixType::RAGGED_INDIVIDUALG, DELAY, "I", "E", {}, inhibs_ini, {}, {} );
 ie->setMaxConnections( Parameters::IEMaxRow );
 poisson->setSpikeVarMode( VarMode::LOC_HOST_DEVICE_INIT_DEVICE );
 e->setSpikeVarMode( VarMode::LOC_HOST_DEVICE_INIT_DEVICE );
 i->setSpikeVarMode( VarMode::LOC_HOST_DEVICE_INIT_DEVICE );
 model.finalize();
}
// Setup connectivity
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    CPE.ind,
    CPE.rowLength,
    Parameters::numPoisson,
    Parameters::numExcitatory,
    Parameters::numExcitatory * Parameters::probabilityConnection,
    42 );
reset_array( inSynPE, Parameters::numPoisson );
pushPEStateToDevice();
random_connectivity(
    CPI.ind,
    CPI.rowLength,
    Parameters::numPoisson,
    Parameters::numInhibitory,
    Parameters::numInhibitory * Parameters::probabilityConnection,
    43 );
reset_array( inSynPI, Parameters::numPoisson );
pushPIStateToDevice();
random_connectivity(
    CEE.ind,
    CEE.rowLength,
    Parameters::numExcitatory,
    Parameters::numExcitatory,
    Parameters::numExcitatory * Parameters::probabilityConnection,
    44 );
reset_array( inSynEE, Parameters::numExcitatory );
pushEEStateToDevice();
random_connectivity(
    CEI.ind,
    CEI.rowLength,
    Parameters::numExcitatory,
    Parameters::numInhibitory,
    Parameters::numInhibitory * Parameters::probabilityConnection,
    45 );
reset_array( inSynEI, Parameters::numExcitatory );
pushEIStateToDevice();
random_connectivity(
    CIE.ind,
    CIE.rowLength,
    Parameters::numInhibitory,
    Parameters::numExcitatory,
    Parameters::numExcitatory * Parameters::probabilityConnection,
    46 );
reset_array( inSynIE, Parameters::numInhibitory );
pushIEStateToDevice();
random_connectivity(
    CII.ind,
    CII.rowLength,
    Parameters::numInhibitory,
    Parameters::numInhibitory,
    Parameters::numInhibitory * Parameters::probabilityConnection,
    47 );
reset_array( inSynII, Parameters::numInhibitory );
pushIIStateToDevice();
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#include <spice.h>
struct brunel : spice::model
{
 struct neuron : spice::neuron_desc<float, int>
 {             //                  |     |
  enum attr //                  |     |
  {         //                  |     |
   V,    //__________________|     |
   Twait //________________________|
  };
  template <typename Iter, typename Backend>
  HYBRID static void init( Iter n, snn_info, Backend & )
  {
   n.get<V>() = 0;
   n.get<Twait>() = 0;
  }
  template <typename Iter, typename Backend>
  HYBRID static bool update( Iter n, float const dt, snn_info info, Backend & bak )
  {
   if( n.id() < info.num_neurons / 2 ) // poisson neuron
    return bak.rand() < ( 20 * dt );
   else if( --n.get<Twait>() <= 0 )
   {
    if( n.get<V>() > 0.02f )
    {
     n.get<V>() = 0;
     n.get<Twait>() = 20;
     return true;
    }
    n.get<V>() += ( 0 - n.get<V>() ) * ( dt * 50 );
   }
   return false;
  }
  template <typename Iter, typename SynIter, typename Backend>
  HYBRID static void receive( int src, Iter dst, SynIter, snn_info info, Backend & bak )
  {
   if( n.get<Twait>( dst ) <= 0 )
   {
    auto const nexc = static_cast<int>( 0.9f * info.num_neurons );
    if( src < nexc ) // excitatory src neuron
     bak.atomic_add( dst.get<V>(), 0.0001f );
    else // inhibotory src neuron
     bak.atomic_add( dst.get<V>(), -0.0005f );
   }
  }
 };
};
spice::cuda::snn<brunel> net( {10'000, 10'000}, {{0, 1, 0.1f}, {1, 1, 0.1f}}, 0.0001f, 15 );
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#include <spice.h>
struct brunel : spice::model
{
 using LIF = spice::lif<20, 0, 20, 20, 100, -500>;
 struct neuron : LIF
 {
  template <typename Iter, typename Backend>
  HYBRID static bool update( Iter n, float const dt, snn_info info, Backend & bak )
  {
   if( n.id() < info.num_neurons / 2 ) // poisson neuron
    return bak.rand() < ( 20 * dt );
   else
    return LIF::update( n, dt, info, bak );
  }
 };
};
spice::cuda::snn<brunel> net( {10'000, 10'000}, {{0, 1, 0.1f}, {1, 1, 0.1f}}, 0.0001f, 15 );
(a) (b) (c) (d)
Fig. 3. Comparison of programming effort required to implement the Brunel
model in various simulators. Code taken from either official or peer-reviewed
samples, excessive comments removed, formatted identically with clang-
format. (a) SPIKE (b) GeNN (c) Ours, implemented ex nihilo (d) Ours,
implemented using the supplied LIF neuron-building block.
code. Model, network size and connectivity parameters have to
be provided at compile time, requiring re-compilation for any
change. During experimentation we had to maintain several
GeNN simulators, for various models and various network
sizes, with each one requiring distinct compilation. The user
can choose to extend existing models or provide them ex
nihilo. Implicit initialization is performed efficiently on the
GPU. It is straight-forward to download timestamped spikes.
While designing our simulator, as users of SNN simulation
software ourselves, we tended to features that we found to
be the most positively impactful in our SNN research, and
that will most likely accelerate research for the community,
too. It was highly important to us that the entire workflow
can be supported by a widespread, well-maintained single
tool, like the C++ compiler. Everything, from building to
using, was far simpler for SPIKE because of this. We also
appreciate GeNN’s design choice to provide scaffolding for
custom models, rather than fixing building blocks in place,
while, at the same time, making stable SNN parts like graph
construction, spike propagation, delays, etc. opaque to the user.
We push the envelope on that front and accommodate this
functionality by replacing GeNN’s DSL paradigm with actual
C++ code, compiled by and adhering to the same rules as the
tool-chain used for the rest of the framework. Both SPIKE
TABLE I
COMPARISON OF APIS
SPIKE GeNN Ours
Generality F FF FFF
Code Safety FFF FF F
Composability FF FF FFF
Reusability F FF FFF
Transparency F FF FFF
Native Tooling Support X × X
Dynamic Parameters FFF F FFF
Ease of Use FFF F FFF
and GeNN, to different degrees, offer the means to reuse
components. We too provide this option, to an elevated degree.
On the one hand, the user can write arbitrary C++ code to
finely control simulation stages. On the other hand, a library
of standardized functionality is provided too and is made
available for the user to employ when necessary. Through
our design choice it naturally derives that established reuse
patterns within C++ can be used without restriction, too.
We also wanted to make sure that the required API calls
were minimal in count and verbosity. By example (see Fig. 3):
it can be seen that our simulator requires the least amount
of code to bootstrap. Table I summarizes the qualitative
comparison made in this section.
IV. RESULTS
We compare our performance with SPIKE and GeNN in a
series of benchmarks using adaptions by [10] of three well-
established models: Vogels-Abbott (henceforth referred to as
“Vogels”) [40], Brunel, and Brunel with plasticity (referred to
as “Brunel+”) [41]. All models
• use leaky integrate and fire (LIF) neurons.
• subdivide neurons into two groups (aka populations):
inhibitory and excitatory. Inhibitory neurons have a high
potential leak rate, inhibiting overall network activity.
Excitatory neurons have a low to zero leak rate, exciting
overall network activity.
They differ in their stimulation, dynamics, and parameteri-
zation. In Vogels, a constant background voltage excites all
neurons. In Brunel, a population of Poisson firing-neurons
excites the remainder of the network. Finally, Brunel can be
run with and without STDP. A detailed overview over both
models can be found in [10], appendices A & B.
Vogels and Brunel have been conceived nearly 20 years ago
and the network sizes they were originally tuned for (4000
neurons and 20,000 neurons respectively) are not remotely
large enough to stress modern GPUs and accurately compare
SNN simulator performance. Simply increasing the network
size alters both models’ firing patterns beyond recognition.
Therefore we propose a minor change to both models, which
• does not alter the models in any way for the original
network sizes.
• retains the models’ characteristic firing patterns for all
other network sizes (up to billions of synapses).
We do so by scaling the synaptic weights before they are added
to the neuron potentials. Normally, when a neuron receives a
spike, the weight W of the synaptic connection over which
the spike was received is added to the neuron potential V :
V = V + W , which we change into V = V + c ∗ W . c
depends on the network size and differs for both models:
c =

16,000,000
|N |2 , Vogels
20,000
|N | , Brunel(+)
(1)
As can be seen, when substituting the original network sizes
c becomes 1 and thus has no effect. For larger network
sizes, both models retain their characteristic firing patterns.
For Vogels, the network’s average firing rate (ratio of neurons
spiking) remains between half and twice the original rate. For
Brunel, the average firing rate remains virtually constant.
The benchmarks were performed on a PC with an Intel Core
i7-8700 CPU, 32GB of DDR4 2400 RAM, and an NVIDIA
GeForce RTX 2080 Ti GPU.
A. Benchmarks
1) Simulation time as a function of network size: We
vary the network size (synapse count) and report the average
absolute time in seconds it takes to simulate 10 seconds worth
of activity for various models (Fig. 4).
For the tiniest of network sizes, SPIKE is the fastest
simulator. However, it is quickly overtaken by us due to its
poor scaling. It is also the first simulator to run out of memory,
limiting the problem sizes it can be applied to. Compared to
GeNN, we are ˜3x faster for Vogels, ˜1.5x – ˜2x faster for
Brunel, and just as fast for Brunel+. We also show near-perfect
linear scaling for all models and are the last to run out of
memory, allowing us to simulate models with up to double
the synapse count compared to our closest competitor.
2) Setup time as a function of network size: One important
scenario in SNN simulations is running many experiments
back-to-back with different parameters/network sizes. Thus,
a fast setup time is desirable to maximize time spent inside
simulation. Setup consists of three main steps: (1) Construct-
ing the network, (2) initializing neurons and (3) initializing
synapses. Steps 2 and 3 are trivial and are really a measure of
memory bandwidth rather than algorithmic efficiency. Synapse
state dominates setup time for models where it is present. The
interesting part is step 1 because it is a costly and complex
operation. Therefore, we base this benchmark on Brunel which
has no synapse state and simple neuron initialization, making
its setup time mostly dependent on graph construction, while
still being a real-world model. We vary the network size and
report the absolute setup time in seconds. We also benchmark
and report our simulator’s memory bandwidth (Fig. 5).
SPIKE initializes on the CPU which is why it is 2 or-
ders of magnitude slower than GeNN which initializes on
the GPU. Compared to GeNN, which allocates memory for
every initialization, we only allocate memory when necessary
(using hysteresis). When running many experiments back to
Fig. 4. Simulation time as a function of network size. We vary the synapse count and measure the time in seconds it takes to simulate 10s worth of activity
(red dashed line). Left to right: Vogels, Brunel, Brunel+. Graphs are aborted once simulators run out of memory.
Fig. 5. Setup time as a function of network size for Brunel model. Y-axis is
logarithmic.
back we thus often pay the price of allocation only once at
the beginning. This, bundled with our highly efficient graph
construction algorithm, gives us another 2 orders of magnitude
improvement over GeNN. Fig. 5 clearly illustrates that the
notion of “setup time not mattering because it only happens
once” is a fallacy. In the time it takes SPIKE to initialize a
network with 500 million synapses, we can already simulate
6 minutes worth of activity.
TABLE II
DETAILED BREAKDOWN OF OUR SIMULATOR’S MEMORY CONSUMPTION
Model Vogels Brunel Brunel+
per neuron
fields 16B 8B 8B
spikes 32B 60B 60B
bitmasks - - 6.25B
ages - - 4B
expirations - - 4B
total 48B 68B 82.25B
per synapse
adjacency list 4B 4B 4B
fields - - 12B
total 4B 4B 16B
Fig. 6. Our simulator’s memory consumption for various models as a function
of network size.
3) Memory consumption as a function of network size:
We report our simulator’s memory consumption in gigabytes.
It becomes apparent that it is entirely dominated by synapse
count. For a detailed breakdown of the total memory consump-
tion see Table II.
V. CONCLUSIONS & FUTURE WORK
We presented a SNN simulator which is faster and consumes
less memory than the state of the art, allows the specification
of more general models, offers a simpler and less verbose
API and build process. Spiking Neural Networks regained a
lot of traction and popularity recently. In spite of simulation
improving by two orders of magnitude in the last year alone,
SNNs still have a long way to go in order to compete
with conventional ANNs. There is one virtually unexplored
optimization in SNN simulation: Mutli-GPU parallelization.
A promising approach might be to parallelize simulation
across neuron populations, similarly to how PipeDream [42]
parallelizes backpropagation across layers.
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